The surface nonflatness induced from the material itself or the production atmosphere can lead to serious non-uniformity consequences in nanoimprint lithography (NIL) which is used for providing a low cost and high throughput nano-fabrication process. In this paper, soft UV NIL (SUNIL) processes are used for photonic crystal (PC) pattern transfer of a GaN-based light-emitting diode (LED) with patterned sapphire substrate (PSS). The results reveal a significant incompatibility between the conventional SUNIL and the nonflat p-GaN surface. Ellipse-shaped rather than circle-shaped PC structure is obtained on the p-GaN surface due the deformation of the soft mold in nonflat NIL. A dry lift-off (DLO) SUNIL is proposed to overcome the non-uniformity issue in nonflat NIL as well as the collapse problem of the free-standing pillar-shaped resist in wet lift-off. The photoluminescence enhancements of the LED fabricated by the DLO SUNIL method compared to those with conventional SUNIL and unpatterned LED are 1.41 fold and 3.48 fold, respectively. Further study shows that the DLO SUNIL is applicable in the fabrication of the PC structure with tunable duty cycle via one single initial PC mold.
Introduction
Since the photonic crystal (PC) phenomenon was discovered by Yablonovitch [1] and John [2] in 1987, PC structures have been widely used to prepare various optical and optoelectronic devices. The commercial potential is outstanding considering the widespread use of light-emitting diodes (LEDs) [3, 4] , solar cells [5, 6] , waveguide engineering [7, 8] , optical fibers [9, 10] , etc. However, with the reduction of feature sizes, the wavelengths of photons have become the bottleneck of conventional photolithographic techniques for the fabrication 4 Author to whom any correspondence should be addressed.
of PC structures. Consequently, PC nanostructures are usually fabricated through the tedious and time-consuming focused ion beam or electron beam lithography (EBL) methods [11, 12] , which conversely limits their potential applications with respect to industrial mass production.
Next generation lithography methods, especially nanoimprint lithography (NIL) [13, 14] , which does not rely on traditional optics, are believed to represent promising techniques with the potential for high resolution and throughput as well as low cost. Yet, the current NIL techniques with rigid molds rely strongly on the substrate flatness and the production atmosphere [15] . These factors hinder the integration of NIL into high volume production lines. As an improvement, the soft UV NIL (SUNIL) [16] process is used for pursuing uniform and repeatable pattern transfer in NIL, which contains two parts, namely soft mold replication and UV NIL using the soft mold. However, the deformation property of the soft mold can only be used to match the target surface with limited nonflatness in SUNIL. Our previous work [17] shows that the thickness difference of residual resist induced by ∼100 nm surface nonflatness (in the range of 2-5 μm) can degrade the uniformity of the transferred pattern and fails to fabricate the nanostructure on a large scale. As a matter of fact, the nanofabrication process on nonflat surfaces is unavoidable for optoelectronic devices, especially LEDs. Due to the lattice mismatch of alumina and epitaxial materials, the surface nonflatness phenomenon of LEDs cannot be avoided, which significantly influences the pattern transfer uniformity in SUNIL [17] . Besides, it is important to note that most high quality blue-light LEDs are fabricated on micro-scaled patterned sapphire substrates (PSSs) in the current LED industry since the threading dislocation density in the epitaxial GaN layer is effectively reduced by the epitaxial lateral overgrowth and the patterned sapphire substrates (PSSs) act as scattering centers for the guided light inside LED devices [18, 19] . Therefore, the surface nonflatness of an LED grown on the micro-scaled PSS will be even worse than that with a flat sapphire substrate. Although various attempts have been made to improve the compatibility of NIL in its specific application field, little attention is paid to the non-uniformity issues induced by the surface nonflatness in NIL, especially when SUNIL is used. Surface planarization with a bottom resist layer thicker than the height of the steps is proposed to realize hard-thermal-NIL on nonflat surfaces with 100 nm deep sharp steps [20] . A three-mask-layer (TML) SUNIL process is demonstrated a success for fabricating a high performance PC LED with a ∼50 nm deep PC initial mold [21, 22] . In this study, a dry lift-off (DLO) SUNIL process is proposed for the uniform PC pattern transfer of the surface of GaN-based LEDs fabricated on micro-scaled PSS.
Experimental details

LED samples and initial molds preparation
A typical GaN-based blue LED structure was grown on a (0001)-oriented PSS, which has a diameter of 3 μm, a period of 3.2 μm and a height of 1.6 μm, by a conventional metal organic chemical vapor deposition (MOCVD) process. After the deposition of a thin low-temperature GaN buffer layer, the LED structure, which consists of layers of 2.5 μm thick undoped GaN, 2.5 μm thick n-GaN, 72 nm thick InGaN/GaN multiple quantum wells (MQW) and 200 nm thick p-GaN, was fabricated. There are two types of initial molds to be used in the experiments, hole-shaped and pillar-shaped PC molds, which are fabricated on the Si substrates via the traditional EBL method. Figures 1(a) and (b) show the morphology of the asfabricated PC molds with the same nanostructure distribution. The diameter and period of the PC structures are, respectively, ∼345 nm and ∼523 nm. The pattern depths of the hole-shaped and pillar-shaped PC structures are ∼195 nm and ∼450 nm, respectively. Figure 2 shows the overall patterning process of the DLO SUNIL. First, a 250 nm thick LOR (an under-layer resist, developed by Microchem) sacrificial polymer layer is coated on the p-GaN surface, followed by a SUNIL process at 20 bar of pressure while exposing the stack of the mold/resist/LED wafer to UV for 60 s. A UV curable Si-doped STU2 resist (developed by Obducat AB) is used as the imprint resist. In the SUNIL process, an IPS soft mold is used for the conformal contact with the LED wafer. The IPS soft mold is obtained via the thermal NIL by using the pillar-shaped PC mold as the initial mold. Before SUNIL, a surface treatment is performed by immersing the Si mold into a 0.6 mmol mL −1 1H, 1H, 2H, 2H perfluorodecyltrichlorosilane (FDTS)/isooctane solution for 10 min for anti-adhesion [23] . Then it is cleaned with isooctane, acetone, IPA and water, and finally blown dried. Next, the residual resist of the top patterned Si-doped STU2 layer is removed by C 4 F 8 /SF 6 inductive coupled plasma (ICP, Oxford Plasmalab 100 system) dry etching to reveal the LOR Figure 2 . The fabrication process of the PC LED by using DLO SUNIL. surface. Then, a mixture O 2 and Ar of gases is used to etch through the LOR layer. After that, O 2 ICP dry etching is used for the fabrication of the undercut profile due to high etching selectivity of Si-doped STU2 to LOR in O 2 ICP etching. Then a 50 nm thick Al layer is deposited on the as-prepared sample, followed by the lift-off process in the remover. Finally, the PC structure is transferred to the p-GaN surface after the Cl 2 /BCl 3 dry etching and Al removal. For comparisons, conventional SUNIL and wet lift-off (WLO) SUNIL processes are also studied. A detailed fabrication process of the conventional SUNIL can be seen in our previous work [21] . The WLO SUNIL process will be discussed later.
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Characterizations
Morphologies of the structures are observed using field emission scanning electronic microscopy (Nova NanoSEM450, FEI). Photoluminescence of the PC LEDs is measured by photoluminescence spectrometer (PL, Jasco FP-6500) in the wavelength range of 350-600 nm, the excitation wavelength is 325 nm.
Results and discussion
The fluctuation value of p-GaN surface is about 3-7 μm in the range of 30-50 μm [21] . Different from SUNIL with large scale pattern size, nonflatness of the substrate surface, even slight, will lead to serious consequences when the feature size reduces to hundreds of nanometers. One of the major issues caused by the nonflat target surface is the thickness non-uniformity of residual resist, which seriously influences the uniformity of the transferred pattern on the corresponding substrate. The resist pattern totally disappeared after removing the residual resist when the pattern depth of the initial mold is lower than the thickness difference of residual resist. Previously, we demonstrated a TML SUNIL process to overcome the nonflat problem with a ∼50 nm deep PC initial mold [21, 22] . As an alternative, conventional SUNIL by using the initial mold with a higher pattern depth is conducted. Figures 3(a)-(d) are the SEM results of the conventional SUNIL with the as-fabricated hole-shaped PC initial mold. As shown in figure 3(d) , hole-shaped PC structures are successfully transferred to the p-GaN surface without any obvious difference in the duty cycle of a PC hole, which indicates that the use of 195 nm deep initial mold is sufficient to overcome the residual resist difference problem [21] . However, comparing figure 3(d) with figure 1(a) , one can easily observe that the PC hole fabricated on p-GaN fails to maintain its original regular circle shape in the initial Si mold. This is because of the deformation of the IPS nanopillar in high pressure NIL. In SUNIL, the applied pressure on a nonflat surface will induce a non-vertical interaction force between the IPS nano-pillar and the substrate, thus the pattern tilt induced from the lateral movement of the soft IPS nano-pillars cannot be avoided, and the patterned resist represents an oblique hole profile after demolding, as shown in figures 3(a) and (b). Consequently, after ICP dry etching, ellipse-shaped rather than circular-shaped PC structures are obtained in figures 3(c) and (d). It should be mentioned that the thickness difference of the residual resist cannot be well tested due to the randomness of surface fluctuation. Lots of repeated experiments have been performed to optimize the PC depth with respect to conquering the residual resist issue while maintaining the mechanical strength of the soft mold. Although the initial mold with PC depth higher than 195 nm can also be used to overcome the residual resist issue, SUNIL using the high-depth PC structure will enlarge the deformation quantity of the nano-pillar or even detach the resist from the substrate [17] . Figures 4(a) and (b) are the results of the WLO SUNIL which has the same process as that of the DLO SUNIL except for the fabrication method of the undercut profile. After O 2 /Ar dry etching, the pillar-shaped resist pattern on the substrate is shown in figure 4(a) . As shown, verticallyarranged nano-pillars are obtained on the substrate. The vertical cylinder arrays are obtained due to the following reasons: (1) the 250 nm-thick underlayer has a smoothing effect on the substrate surface [20] [21] [22] ; (2) different from the free-standing pillar-shaped IPS pattern used for conventional SUNIL and TML SUNIL which rely on the hole-shaped initial templates with low aspect ratio nano-patterns, a pillarshaped template is used as the initial mold, so the holeshaped pattern is embedded in the soft IPS substrate after thermal NIL. Thus, in the subsequent SUNIL process, the deformation of the nanostructure is only induced from that of the IPS substrate, which well maintains the verticality and uniformity of the nanostructures. For the same reason, 450 nm deep (or even deeper) pillar-shaped initial mold can be used to deal with the issue of non-uniform residual resist without any obvious deformation in the patterned resist; (3) due to the high etching selectivity of Si-doped STU2 to LOR in O 2 -based ICP etching, the non-uniformity issue of the underlying resist can be ignored. Generally, a WLO method is used to fabricate the undercut profile for the preparation of micro-scaled arrays [24, 25] . However, when the feature size decreases down to hundreds of nanometers, the use of WLO will induce the following issues: (1) the wet etching speed is too fast to be controlled; (2) the free-standing nano-pillars will collapse due to the influence of the buoyancy, the flow force and the surface tension of the liquid. Although one can obtain the desired wet etching speed by optimizing the concentration of the used remover, the latter issue commonly exists in the WLO process. In order to confirm the influence of the liquid solution in WLO, the sample (shown in figure 4(a) ) is carefully dipped into DI water for 20 s without any stirring. Figure 4(b) is the asprepared sample after air drying. As shown, the free-standing nano-pillars have totally gone. As a matter of fact, similar research [26, 27] has reported that free-standing polymethyl methacrylate (PMMA) nano-rod arrays show a certain bending or collapse tendency, which is probably due to the capillary force (proportional to the surface tension of the liquid and the cosine of the contact angle at the liquid/rod interface) acting on the rods during evaporation of the solvent after the wetchemical etching step.
A DLO SUNIL scheme is proposed to solve the problems mentioned above. Figures 5(a) and (b) are the SEM images of the underlying resist scratched with tweezers. Free-standing resist nano-pillar with undercut profile can be obtained since no wet etching process is used. As a matter of fact, the described DLO method is qualified for the fabrication of undercut profile for sub-50 nm nanostructures [21] . One can easily observe that the STU2/LOR resist shows a mushroom-shaped structure in figure 5(b) . This mushroom-shaped structure is induced for the following reasons: (1) the dimension of the top Si-doped STU2 resist (D 1 ) is the same as that in figure 4(a) and has a larger value than D 2 , owing to the high etching selectivity of Si-doped STU2 to LOR in O 2 ICP etching; (2) the plasma concentration for the higher parts is larger than for the lower parts, thus the higher parts will have a faster lateral etching speed than that of the lower parts and the diameter of the LOR resist changes from D 2 to D 3 ; (3) the gas flow rate is faster near the p-GaN surface, so the diameter of the LOR bottom parts changes from D 3 to D 4 . Figure 5(c) is the deposited Al on the as-prepared sample after 2 min ultrasonic cleaning in DI water, which confirms the success of the fabrication of the hole-shaped metal layer by using the free-standing nanopillars. A PG remover (developed by Microchem) is used to completely remove the pillar-shaped resist, the result is shown in figure 5 (d). It should be mentioned that the verticality of the movement of the metal-particle is poor in the deposition process; therefore the diameter of the Al-PC is smaller than D 1 . Further evidence of this poor verticality can be found in figure 5(d) where the PC dimension has a gradient from R 1 (corresponding to D 3 ) to R 2 (corresponding to D 4 ). For the same reason, the undercut profile is of great importance for preventing the deposited Al from adhering to the whole surface of the underlayer and hence the remover can easily contact and remove the LOR resist. As a matter of fact, the etching resistance of the metal mask layer is even higher than that of the SiO 2 /resist mask layer in TML SUNIL, thus can be used to fabricate nanostructures with even higher aspect ratio. Besides, with the lift-off process in DLO SUNIL, there is no need to use metal dry etching, which is demonstrated as the most troublesome procedure in semiconductor technology with respect to the fabrication of metal pattern. The hole-shaped PC structures are routinely used for improving the light extraction efficiency of LEDs, which benefits from the photonic band gap (PBG) and diffraction PC mold, which cannot be realized in TML SUNIL where the pattern depth is not deep enough to be tailored. As a matter of fact, the parameter of a duty cycle is of great importance for optimizing the light extraction efficiency of the corresponding PC devices [28] . Combined with the advantage of nonflat nano-fabrication, DLO SUNIL is believed to be useful in the fabrication of high performance PC devices, especially in industry level mass production lines where the production atmosphere is not rigorous.
Conclusions
We studied three kinds of PC fabrication process on the p-GaN surface of a GaN-based LED grown on PSS via SUNIL. The PC structure fabricated by conventional SUNIL showed a significant feature size loss and the pillar-shaped STU/LOR resist collapsed in the WLO SUNIL. DLO SUNIL demonstrated success for the uniform PC pattern transfer on the nonflat p-GaN surface. Advantages of PC structures fabricated by the DLO SUNIL process were confirmed by SEM and PL results. The PC patterned LED device fabricated by DLO SUNIL showed an increase in PL intensity of up to 41% and 248% compared to those by conventional SUNIL and unpatterned LED, respectively. This method is simple, effective, tunable in the PC duty cycle and compatible with high volume production lines.
